Abstract
The carry-free property of modified signed-digit addition is discussed, and a space-position–logic-encoding scheme is proposed, which not only makes best use of the convenience of binary (0, 1) logic operation but is also suitable for the trinary property of modified signed-digit digits. Based on the space-position–logic-encoding scheme, a fully parallel modified signed-digit adder and subtracter is built by use of optoelectronic switch modules and butterfly interconnections; thus an effective combination of a parallel algorithm and a parallel architecture is implemented. The effectiveness of this architecture is verified by both simulation and experimental results.
© 1994 Optical Society of America
Full Article | PDF ArticleMore Like This
Hongxin Huang, Masahide Itoh, and Toyohiko Yatagai
Appl. Opt. 33(26) 6146-6156 (1994)
Berlin Ha and Yao Li
Appl. Opt. 33(17) 3647-3662 (1994)
Feng Qian, Guoqiang Li, Hao Ruan, Hongmei Jing, and Liren Liu
Appl. Opt. 38(26) 5621-5630 (1999)