Abstract

Addition is the most primitive arithmetic operation in digital computation. Other arithmetic operations such as subtraction, multiplication, and division can all be performed by addition together with some logic operations. With the binary number system, addition speed is inevitably limited by the carry-propagation schemes. On the other hand, carry-free addition is possible when the modified signed-digit (MSD) number representation is used. We propose a novel optoelectronic scheme to handle the parallel MSD addition and subtraction operations. An optoelectronic shared content-addressable memroy is introduced. The shared content-addressable memory uses free-space optical processing to handle the large amount of parallel memory access operations and uses electronics to postprocess and derive logic decisions. We analyze the accuracy that the required optical hardware can deliver by using a statistical cross-talk-rate model that we propose. We also evaluate other important device and system performance parameters, such as the memory capacity or the maximum number of parallel bits the adder can handle in terms of a given cross-talk rate at a certain repetition rate, the corresponding diffraction-limited memory density, and the system’s power efficiency. To confirm the underlining operational principles of the proposed optoelectronic shared content-addressable-memory MSD adder, we design and perform initial experiments for handling 8-bit MSD number addition and subtraction and present the results.

© 1994 Optical Society of America

Conditional symbolic modified signed-digit arithmetic using optical content-addressable memory logic elements

Yao Li and George Eichmann
Appl. Opt. 26(12) 2328-2333 (1987)

Optoelectronic butterfly interconnection architecture of modified signed-digit arithmetic systems: fully parallel adder and subtracter

De-Gui Sun, Li-MIng He, Na-Xin Wang, and Zhao-Heng Weng
Appl. Opt. 33(29) 6755-6761 (1994)

Modified signed-digit arithmetic based on redundant bit representation

Hongxin Huang, Masahide Itoh, and Toyohiko Yatagai
Appl. Opt. 33(26) 6146-6156 (1994)

Compact parallel optical modified-signed-digit arithmetic-logic array processor with electron-trapping device

Guoqiang Li, Feng Qian, Hao Ruan, and Liren Liu
Appl. Opt. 38(23) 5039-5045 (1999)

Modified-signed-digit arithmetic for multi-input digital optical computing

Shaomin Zhou, Scott Campbell, Weishu Wu, Pochi Yeh, and Hua-Kuang Liu
Appl. Opt. 33(8) 1507-1516 (1994)