Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
  • The 4th Pacific Rim Conference on Lasers and Electro-Optics
  • Technical Digest Series (Optica Publishing Group, 2001),
  • paper TuE1_5

Edge photodiode hybrided on Si motherboard for 2.5 Gb/s low cost photoreception

Not Accessible

Your library or personal account may give you access

Abstract

A low cost integration technology has been developed to assemble 2.5 and 10 Gb/s photodiodes. It relies on flip-chiped devices with lensed fibres positioned in V-grooves. For 2.5 Gb/s the photodiode, the fibre and the transimpedance amplifier are integrated on a single Si motherboard compatible with mounting in a mini-dil module. The sensitivity is −23.5 dBm at 10−10 BER with no error floor.

© 2001 IEEE

PDF Article
More Like This
Multi Gbit/s, high-sensitivity all silicon 3.3V optical receiver using PIN lateral trench photodetector

Jeremy D. Schaub, Daniel M. Kuehta, Dennis L. Rogers, Min Yang, Ken Rim, Steven Zier, and Michael Sorna
PD19 Optical Fiber Communication Conference (OFC) 2001

Low-cost, polarization insensitive photodiodes integrating spot size converters for 40Gbits/s applications

S. Demiguel, P. Pagnod-Rossiaux, E. Boucherez, C. Jany, L. Carpentier, F. Devaux, L. Giraudet, S. Fock-Yee, and J. Decobert
WQ3 Optical Fiber Communication Conference (OFC) 2001

A 17-Gb/s low-power optical receiver using a Ge-on-SOI photodiode with a 0.13-µm CMOS IC

L. Schares, C. L. Schow, S. J. Koester, G. Dehlinger, R. John, and F. E. Doany
PDP27 Optical Fiber Communication Conference (OFC) 2006

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.