Abstract

This paper presents a novel high-performance heterogeneous computation architecture, to the best of our knowledge, for stereo structure light using the phase measuring profilometry (PMP) algorithm based on a Zynq UltraScale$+$ system on chip (SoC). The proposed architecture aims to achieve real-time and high-accuracy 3D shape measurement. The experiment results indicate that the calculation time of a standard four-step PMP algorithm with a resolution of ${{1280}} \times {{1024}}$ is 14.11 ms. It is nearly 51 times faster than the well-optimized software implementation running on a Raspberry Pi and nearly three times faster than a high-end PC, with 15 times less power consumption. Consequently, the proposed architecture is deemed suitable for real-time 3D measurements in embedded applications.

© 2023 Optica Publishing Group

High-speed FPGA-based phase measuring profilometry architecture

Guomin Zhan, Hongwei Tang, Kai Zhong, Zhongwei Li, Yusheng Shi, and Congjun Wang
Opt. Express 25(9) 10553-10564 (2017)

Fast, closed-loop iterative system-on-chip of deflection efficiency enhancement for a liquid crystal optical phased array

Yanwei Huang, Kangzhe Wang, Xiaoxian He, Qianying Yan, Yifan Wang, Zhiqing Liang, Rusheng Zhuo, Qinggui Tan, Junxiang Hu, Xiangru Wang, and Shihan Gao
Appl. Opt. 61(6) 1583-1592 (2022)

High-performance heterogeneous FPGA data-flow architecture for Fourier ptychographic microscopy

Hongyang Zhao, Wangwei Hui, Qing Ye, Kaicheng Huang, Qiushuai Shi, Jianguo Tian, and Wenyuan Zhou
Appl. Opt. 61(6) 1420-1426 (2022)

Cost-optimized heterogeneous FPGA architecture for non-iterative hologram generation

Daoming Dong, Youchao Wang, Andrew Kadis, and Timothy D. Wilkinson
Appl. Opt. 59(25) 7540-7546 (2020)

Improved algorithm for phase-to-height mapping in phase measuring profilometry

Yanshan Xiao, Yiping Cao, and Yingchun Wu
Appl. Opt. 51(8) 1149-1155 (2012)