Abstract
This paper will present experimental details of a sorting module demonstration system. The sorting module which is currently under construction is shown as a functional schematic in figure 1. Figure 2 is a photograph of the optics. The system implements the bitonic sort based on Batcher’s algorithm implemented with a perfect shuffle. A re-circulating rather than pipelined arrangement is used to minimise hardware requirements to 2 smart pixel chips;
• a sorting node array (self-routing exchange/bypass nodes), and
• shift register array which acts as the input/output interface.
© 1995 Optical Society of America
PDF ArticleMore Like This
Simon M. Prince, Frank A.P. Tooley, and Mohammad R. Taghizadeh
OMC17 Optical Computing (IP) 1995
Yuan Liu, Fabrizio Gambini, Sergio Pinna, G. G. Meena, Renan Moreira, Edward Preisler, and Jonathan Klamkin
STh4K.3 CLEO: Science and Innovations (CLEO:S&I) 2022
Ahmed Louri, James A Hatch, and Jongwhoa Na
OMC5 Optical Computing (IP) 1995