Add to BibSonomyAbstract
A 100G coherent receiver needs 4 56Gs/s ADCs and a tera-OPs DSP which dissipate only tens of watts. This paper discusses the forces pushing towards a single-chip CMOS solution, and the challenges in realising this.
© 2010 IEEE Communications Society, IEEE Photonics Society, OSA, Telcordia
PDF ArticleMore Like This
CMOS ADC Developments for 100G Networks
Bernd Germann and Ian Dedic
SPTuC2 Signal Processing in Photonic Communications (SPPCom) 2010
Challenges in implementing high-speed, low-power ADCs in CMOS
Lukas Kull
Th1B.2 Optical Fiber Communication Conference (OFC) 2015
High-Speed Electronic Circuits for 100 Gb/s Transport Networks
M. Möller
OThC6 Optical Fiber Communication Conference (OFC) 2010