Abstract
We discuss the technical challenges and potential for implementing optical transceivers with multi-terabit-per-second capacities for chip-multithreading architectures. We will examine typical approaches, discuss bottlenecks that have developed in the interconnect hierarchy, and identify potential solutions.
© 2005 Optical Society of America
PDF ArticleMore Like This
Takakiyo Nakagami
PTuA.1 Photonics in Switching (PS) 1993
Takakiyo Nakagami
OIS144 Photonics in Switching (PS) 1993
Dawei Huang, Theresa Sze, Howard L. Davidson, and Sadik C. Esener
OWA2 Optics in Computing (IP) 2003