Abstract
This paper describes an optical interconnect solution based on a monolithic photonic CMOS architecture. A photonic CMOS process enables higher bandwidth and lower energy-per-bit for chip-to-chip optical I/O through integration of electro-optical polymer based modulators, silicon nitride waveguides and polycrystalline germanium (Ge) photodetectors in a CMOS logic process. Experimental results for both the photonic CMOS ring resonator modulators and Ge detectors demonstrate 40 Gb/s performance.
© 2010 Optical Society of America
PDF ArticleMore Like This
Peter L.D. Chang, Edris M. Mohammed, Bruce A. Block, Miriam R. Reshotko, and Ian A. Young
OThQ1 Optical Fiber Communication Conference (OFC) 2011
J. Van Campenhout, M. Pantouvaki, P. Verheyen, H. Yu, P. De Heyn, G. Lepage, W. Bogaerts, and P. Absil
ITu2B.1 Integrated Photonics Research, Silicon and Nanophotonics (IPR) 2012
David A. B. Miller
PMB3 Photonics in Switching (PS) 2010