Abstract
New parallel RS(255,223) encoder and decoder architectures for 10G EPON FEC are presented and realized in FPGA. The proposed architectures can operate at 156.25MHz to achieve the throughput of 10.3125Gbps with small hardware-complexity and low latency.
© 2012 Optical Society of America
PDF ArticleMore Like This
Yingying Cao, Xue Chen, and Xicong Li
AF3C.3 Asia Communications and Photonics Conference (ACP) 2012
Irene Yang, Naoki Suzuki, Takeshi Suehiro, Junichi Nakagawa, and Takashi Mizuochi
OM3I.2 Optical Fiber Communication Conference (OFC) 2012
Yoshifumi Hotta, Akihiro Tsuji, Koshi Sugimura, Seiji Kozaki, Naoki Suzuki, Junichi Nakagawa, and Kiyoshi Shimokasa
OWH4 Optical Fiber Communication Conference (OFC) 2009