Abstract
In this paper, we present a clock recovery system implemented on field programmable gate array and
integrated to the Gigabit Ethernet media converter for PMMA SI-POF developed within the framework of the POF-PLUS EU
Project. We demonstrate timing synchronizing using only one sample per symbol from a highly distorted and attenuated
2-PAM signal without requiring any sort of preequalization. This is achieved by means of a hybrid analog–digital
PLL with a timing error detector based on a modified version of the Müller and Mueller algorithm, a loop filter,
and a VCXO.
© 2013 IEEE
PDF Article
More Like This
Joint clock recovery and feed-forward equalization for PAM4 transmission
Honghang Zhou, Yan Li, Dan Lu, Lei Yue, Chao Gao, Yuyang Liu, Ruibin Hao, Zhixi Zhao, Wei Li, Jifang Qiu, Xiaobin Hong, Hongxiang Guo, Yong Zuo, and Jian Wu
Opt. Express 27(8) 11385-11395 (2019)
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription