Abstract
In this paper, an intra-panel interface with a clock
embedded differential signaling for TFT-LCD systems is proposed. The
proposed interface reduces the number of signal lines between the timing
controller and the column drivers in a TFT-LCD panel by adopting the
embedded clock scheme. The protocol of the proposed interface provides a
delay-locked loop (DLL)-based clock recovery scheme for the receiver. The
timing controller and the column driver integrated with the proposed
interface are fabricated in 0.13-µm CMOS process
technology and 0.18-µm high voltage CMOS process technology, respectively. The proposed
interface is verified on a 47-inch Full High-Definition (FHD)
(1920RGB x 1080) TFT-LCD panel with 8-bit RGB and 120-Hz
driving technology. The maximum data rate per differential pair was measured
to be as high as 2.0 Gb/s in a wafer test.
© 2011 IEEE
PDF Article
More Like This
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription