Abstract

In this study, we report a novel driving method to operate the amorphous silicon gate (ASG) driver circuits in flat panel display. The principal modification is to change the type of the clock signals to two low levels in the ASG circuit. The proposed ASG driver circuit has been implemented using a five-mask amorphous silicon process for thin-film transistors. The fall time of the output in the tested ASG circuit with the novel driving method is about 30% shorter than that with the conventional driving method. Moreover, the minimum operation high voltage keeps the same level of the ASG circuit with the new clock driving. Notably, the proposed driving method causes merely 5.5% increment of the power consumption, compared with the conventional one.

© 2016 IEEE

Impact of gate fan-in and fan-out limits on optoelectronic digital circuits

Lianhua Ji and V. P. Heuring
Appl. Opt. 36(17) 3927-3940 (1997)

Monolithic integration of a silicon driver circuit onto a lead lanthanum zirconate titanate substrate for smart spatial light modulator fabrication

M. S. Jin, J. H. Wang, V. Ozguz, and S. H. Lee
Appl. Opt. 33(14) 2842-2848 (1994)

Ultra-high-image-density large-size organic light-emitting devices based on In-Ga-Zn-O thin-film transistors with a coplanar structure

Hong Jae Shin and Tae Whan Kim
Opt. Express 26(13) 16805-16812 (2018)

High-speed temporal characterization and visualization of spatial light modulators and flat-panel displays

Eung G. Paek, C. L. Wilson, J. W. Roberts, and C. I. Watson
Opt. Lett. 23(7) 546-548 (1998)

0.18-μm complementary metal-oxide semiconductor push-pull vertical-cavity surface-emitting laser driver operating at 2.5 Gb/s with symmetric rising and falling edges

David V. Plant, Alan E. L. Chuah, Michael B. Venditti, and Andrei D. Isac
Appl. Opt. 43(13) 2730-2733 (2004)