In computer applications of fiber optics the key requirements are data rate, packaging density, and low cost; transmission distance is of relatively low importance.1 Integration of the link electronic functions onto easily manufactured 1C chips is an important step toward these goals. We describe an optical receiver and phaselock loop clock recovery circuit implemented at 375 Mbit/s on a single chip representing a fourfold improvement in data rate over previous work2 (using the same process technology). The design techniques necessary to minimize injection locking of the oscillators at high speed are critical and described herein.

© 1986 Optical Society of America

PDF Article


You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
Login to access OSA Member Subscription