Abstract
This paper demonstrates that Xilinx FPGA partial reconfiguration technology can yield resource and power savings in optical network elements through selective hardware modification during live operation, illustrated by two examples: data framing and EFEC calculation.
© 2011 Optical Society of America
PDF ArticleMore Like This
Michael Baxter and Gordon Brebner
NWC5 National Fiber Optic Engineers Conference (NFOEC) 2010
Pedro J. Freire, Michael Anderson, Bernhard Spinnler, Thomas Bex, Jaroslaw E. Prilepsky, Tobias A. Eriksson, Nelson Costa, Wolfgang Schairer, Michaela Blott, Antonio Napoli, and Sergei K. Turitsyn
We1C.2 European Conference and Exhibition on Optical Communication (ECOC) 2022
Xiaosheng Zuo, Yifei Feng, and Yaohui Jin
83101A Asia Communications and Photonics Conference and Exhibition (ACP) 2011