Add to BibSonomyAbstract
We explore silicon photonics and 3D stacked technology to implement a photonic network-on-chips. The proposed scheme provides 2.56 Tb/sec bandwidth with a much reduced power consumption and latency compared to any leading on-chip photonic networks.
© 2009 Optical Society of America
PDF ArticleMore Like This
A Nanophotonic Interconnect for High-Performance Many-Core Computation
R. G. Beausoleil, J. Ahn, N. Binkert, A. Davis, D. Fattal, M. Fiorentino, N. P. Jouppi, M. McLaren, C. M. Santori, R. S. Schreiber, S. M. Spillane, D. Vantrease, and Q. Xu
ITuD2 Integrated Photonics and Nanophotonics Research and Applications (IPR) 2008
Future Computing Architectures Enabled by Optical and Nanophotonic Interconnects
Moray McLaren
OTu2B.3 Optical Fiber Communication Conference (OFC) 2012
A Performance Evaluation for Optical Network-on-Chip Interconnect Architectures
Shiqing Wang and Huaxi Gu
ThD4 Asia Communications and Photonics Conference and Exhibition (ACP) 2009