Add to BibSonomyAbstract
We show the realization of 40 Gbit/s on-off-keyed system that can be recovered at 5.71 GHz clock using duty cycle division multiplexing technique with the receiver sensitivity of –22.1 dBm.
© 2009 OSA, IEEE Photonics Society, SPIE, COS, CIC
PDF ArticleMore Like This
40 GHz optical clock extraction from 160 Gbit/s data signals using PLL-based clock recovery
T. Yamamoto, C. Schmidt, E. Dietrich, C. Schubert, J. Berger, R. Ludwig, and H.G. Weber
TuN5 Optical Fiber Communication Conference (OFC) 2002
Ultra-low Timing-Jitter 40GHz Clock Recovery Using EAM-MZM Double-Loop and Its Application in a 640Gbit/s OTDM System
Deming Kong, Hui Wang, Yan Li, Jizhao Zang, Siyuan Zhou, Xixue Jia, Jian Wu, and Jintong Lin
P3.09 European Conference and Exhibition on Optical Communication (ECOC) 2012
5-Gbit/s all-optical clock-recovery circuit using a dual mode-locking technique
Takashi Ono, Yoshiaki Yamabayashi, and Yoshiaki Sato
ThM3 Optical Fiber Communication Conference (OFC) 1994